different transfer times to the atomic layer deposition chamber after passivation treatment on the semiconductor surfacethereby demonstrating a cross-section of device characteristics. The authors set out to determine the importance of the AC voltage amplitude selection on the interface state defect density extractions and whether this selection has a combined effect with the oxide capacitance. These capacitors are prototypical of the type of gate oxide material stacks that could form equivalent metal-oxide-semiconductor field-effect transistors beyond the 32 nm technology node. The authors do not attempt to achieve the best scaled equivalent oxide thickness in this work, as our focus is on accurately extracting device properties that will allow the investigation and reduction of interface state defect densities at the high-k/III-V semiconductor interface. The operating voltage for future devices will be reduced, potentially leading to an associated reduction in the AC voltage amplitude, which will force a decrease in the signal-to-noise ratio of electrical responses and could therefore result in less accurate impedance measurements. A concern thus arises regarding the accuracy of the electrical property extractions using such impedance measurements for future devices, particularly in relation to the mid-gap interface state defect density estimated from the conductance method and from the combined high-low frequency capacitance-voltage method. The authors apply a fixed voltage step of 100 mV for all voltage sweep measurements at each AC frequency. Each of these measurements is repeated 15 times for the equidistant AC voltage amplitudes between 10 mV and 150 mV. This provides the desired AC voltage amplitude to step size ratios from 1:10 to 3:2. Our results indicate that, although the selection of the oxide capacitance is important both to the success and accuracy of the extraction method, the mid-gap interface state defect density extractions are not overly sensitive to the AC voltage amplitude employed regardless of what oxide capacitance is used in the extractions, particularly in the range from 50% below the voltage sweep step size to 50% above it. Therefore, the use of larger AC voltage amplitudes in this range to achieve a better signal-to-noise ratio during impedance measurements for future low operating voltage devices will not distort the extracted interface state defect density.
I. INTRODUCTION
The scaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) has been advanced in recent years with the introduction and optimization of high dielectric constant (high-k) gate oxide materials on silicon in conjunction with the metal replacement of doped polysilicon gate electrodes, 1,2 As scaling progresses beyond the 45 and 32 nm nodes, replacement of the silicon semiconductor channel material for an advanced gate stack is likely to improve the performance in future planar and nonplanar MOSFET architectures. 3 Compound semiconductor material systems such as In 0.53 Ga 0.47 As are under investigation for their suitability to replace the silicon semiconductor as a result of their high electron mobility. 4 Detrimental scattering of electrons due to the presence of a high interface state defect density (D it ) at the high-k/In 0.53 Ga 0.47 As interface is a major issue. 5, 6 Significant advances have been made in recent times [7] [8] [9] at reducing the large and dominant mid-gap D it in In 0.53 Ga 0.47 As semiconductor MOS capacitors 10 (MOSCAPs) with sufficient effect to achieve band-to-band (unpinned) Fermi level movement, and this progress has been successfully transferred to equivalent material MOSFET devices. 11 As further development and optimization of the high-k/ In 0.53 Ga 0.47 As interface continues, an accurate estimate of D it is important to ensure performance enhancements can be predicted and achieved in resulting MOSFETs.
An as yet open issue for these systems is the influence of the AC voltage amplitude parameter selection on the D it extraction for AC impedance-based capacitance-voltage (CV) and conductance-voltage (GV) measurements at AC frequencies ranging from 20 Hz to 2 MHz. 12 The conductance method (CM), 13, 14 and the combined high-low frequency capacitance-voltage method (HL), 14 manipulate some or all of the CV/GV data to obtain the D it estimates and we assess these two methods in this work for selected oxide/In 0.53 Ga 0.47 As systems.
Such admittance spectroscopy applied carefully to both Si (Ref. 15 ) and In 0.53 Ga 0.47 As (Ref. 10 ) MOS devices has been effective to the present day in different material systems for extracting greater understanding of interface defects. Maximizing the AC voltage amplitude improves the signal-to-noise ratio (SNR), but continued transistor scaling reduces the operating voltage which necessitates a smaller voltage step size during electrical characterization. It would be reasonable to expect increased error and/or variability in the measurements as the voltage step size becomes comparable to, and less than, the AC voltage amplitude since this could reduce the SNR significantly. Therefore, we assess the effect of such changes on devices that are both the basis for, and the prelude to, functional III-V semiconductor MOSCAPs and MOSFETs.
II. EXPERIMENTAL DETAILS
This work looks at six samples in total, S1-S6, which are summarized in Table I . The full experimental details of (i) S1, S2, and S4 are provided in Ref. 16 , (ii) S3 in Ref. 9 , and (iii) S5 and S6 are identical to S3 with the exception of the oxide thickness ($12 nm instead of $8 nm) and the fact that S6 is p-type.
All epitaxial In 0.53 Ga 0.47 As semiconductor layers were grown by metal-organic vapor phase epitaxy (MOVPE) on heavily doped ($2 Â 10 18 cm
À3
) InP(100) substrates. Samples S1, S2, and S4 had back contacts of Ti/Au (for the p-type sample) and Au/Ge/Au/Ni/Au (for the n-type samples), followed by a 30 s rapid thermal anneal (RTA) at 623 K in N 2 . Samples S3, S5, and S6 had no back contact formation as series resistance effects were deemed to be negligible. All In 0.53 Ga 0.47 As surfaces were initially rinsed for 1 min each in acetone, methanol, and isopropanol, prior to immersion in (NH 4 ) 2 S diluted in deionized H 2 O (20 min, 295 K). The Al 2 O 3 layers were grown by atomic layer deposition, using alternating pulses of trimethylaluminum (Al 2 (CH 3 ) 6 ) and H 2 O. Samples were loaded into the atomic layer deposition reactor within either 3 or 7 min exposure to ambient after removal from the (NH 4 ) 2 S solution. Top metal depositions were either by shadow mask (SM) or by a lithography lift-off (LO) process. Metal-oxide-semiconductor capacitors were formed with a variety of areas and shapes. A short summary of the material system details is provided in Table I , and further details can be found in Refs. 9 and 16.
III. ANALYSIS TECHNIQUES
First, we must consider the estimation of the oxide capacitance. The oxide capacitance (C ox ) is derived from Eq. (1), 14 where a dielectric constant (k) of $8.6 is used for the Al 2 O 3 oxide deposited by ALD, 17 and e 0 is the permittivity of free space.
We assess only Al 2 O 3 in this study because of its potential use as an intermediate k-value oxide to form a stable interface control layer between other high-k oxides (e.g., HfO 2 ) and In 0.53 Ga 0.47 As that exhibit poor interfaces with high interface state defect densities. [18] [19] [20] A SiO x interlayer is generally found for transition metal binary high-k oxides (e.g., HfO 2 ) on silicon.
21
C ox is directly inversely proportional to the oxide thickness (t)
The oxide capacitance values derived from Eq. (1) using nominal ALD thicknesses approximately correspond to those obtained from the estimated thicknesses from physical characterization techniques, such as spectroscopic ellipsometry and high resolution transmission electron microscopy. 16 The oxide capacitance values estimated through different direct measurement techniques generally agree with the values obtained using Eq. (1), although variations can occur since there is always some error inherent in the k-value and In the case of some samples, we have also used secondary estimates of the oxide capacitance mainly to illustrate two points: (1) it is well known that using a different oxide capacitance will give a different extraction of D it employing the CM and HL, but the effect on the D it extractions for different values of oxide capacitance and for different values of AC voltage amplitude is unknown. Quantification would be informative; (2) if the estimated and employed oxide capacitance is slightly inaccurate (as discussed previously) and falls very close to or lower than the measured capacitance, how do the D it extraction techniques handle these conditions?
The essence of the CM is contained in Eq. (2). When sweeping the applied voltage for fixed AC frequency values (x ¼ 2p Â AC frequency), we assume a zero deviation in the semiconductor band bending (r s ¼ 0). Under this condition, f D (r s ) ¼ 0.4, and q is the electronic charge ($1.602 Â 10 À19 eV).
The measured capacitance (C m ) and conductance (G m ) in Eq. (2) are from the C p G parallel circuit mode CV/GV measurements after checks for series resistance effects are complete and corrected if necessary.
14 As a comparative check, we also carried out equivalent measurements with no assumptions regarding the deviation in the semiconductor band bending and by sweeping the frequency at fixed voltage bias values. Similar D it results were obtained and therefore we maintain focus here on results using Eq. (2) in order to compare with the HL extractions.
The HL, 14 unlike the conductance method, uses only the measured capacitance and not the conductance, as represented by Eq. (3).
The measured low and high frequency capacitance is C LF and C HF , respectively. The capacitance assigned to the interface state defect response to the AC frequency is C it . The extracted D it using the HL is very sensitive to the low and high frequencies employed and can underestimate D it significantly as a result. 15 Ideally, a quasistatic capacitance should be used for C LF to maximize the interface state defect response, and an extremely high frequency should be used for C HF to ensure the interface defects cannot respond to the applied AC frequency. In practice, compromises must be made. For this study, we focus on C LF ¼ 20 Hz and C HF ¼ 2 MHz, which we will show give reasonably accurate results. Equation (3) and thus the HL is very sensitive to the selection of C ox , and when C ox is approximately equal to or less than C LF especially and/or C HF , the method either fails entirely or gives anomalous results. In contrast, Eq. (2) and thus the CM relies on the square of the capacitance subtraction term and therefore is more robust when C ox C m .
In estimating the energy position of interface state defect traps, we use the methods of Ref. 14 by taking room temperature high frequency 2 MHz CV data and assuming a negligible C it response so that 1/C ¼ 1/C ox þ 1/C s . We cross-check with other measurements at lower temperature and for difference device areas to see the effect of these on C it . We then calculate C s and the depletion width W. We also determine the Fermi level position with respect to u B and the surface potential at each gate voltage bias w s , and from these, we determine the trap position in the energy gap. The trap energy position estimate is very sensitive to the semiconductor doping concentration and the estimated oxide capacitance. We know that such estimates have a resolution of 60.05 eV for silicon, 22 and at least the same for In 0.53 Ga 0.47 As. 16 Based on these assumptions, the trap energy position resolution with respect to maximum AC voltage amplitude change employed in this work is negligible at 60.006 eV.
The electrical measurements presented here were carried out using an Agilent Technologies E4980A Precision LCR meter and employed methods and techniques to achieve accurate CV/GV measurements over the entire AC frequency range of the meter. The quasistatic capacitancevoltage measurements were carried out using an Agilent Technologies B1500A Semiconductor Device Analyzer. The on-wafer measurements were performed at room temperature in a microchamber probe station (Cascade Microtech, model Summit 12971B) in a dry air, dark environment (dew point 203 K). Extreme care was taken to remove parasitic capacitances from the measurements using robust calibration techniques that remained valid throughout the measurement process. We apply a fixed voltage step size of 100 mV for all voltage sweep CV/GV measurements at each AC frequency between 20 Hz and 2 MHz. We repeat each of these measurements 15 times for the equidistant AC voltage amplitudes between 10 and 150 mV. This provides the desired AC voltage amplitude to step size ratios from 1:10 to 3:2. This is done for all samples S1-S6. See Table II for more details.
IV. RESULTS AND DISCUSSION
Figures 1-4 illustrate the experimental CV and GV responses as a function of AC frequency and AC voltage amplitude (Fig. 1) , the extracted interface state density values (Figs. 2 and 3) , and a comparison of the low frequency (20Hz) and quasistatic (QS) CV responses (Fig. 4) . Table  III provides a summary of the main results of this work, which are also described individually in Figs. 5-10. Figure  1 shows sample S1 (a) CV and (b) GV responses for 15 different AC voltage amplitudes for each of the 25 frequencies selected between 20 Hz and 2 MHz, as described in Table  II . Figures 1(a) and 1(b) illustrates the type of CV/GV measurements carried out for all samples S1-S6. D it extractions are performed on this type of data set for all samples S1-S6. In order to differentiate between the frequency dispersion at a single AC voltage amplitude and the dispersive effects of the changing AC voltage amplitude on the CV and GV characteristics, we show 25 frequency CV/GV results in Fig. 1(c) CV and in Fig. 1(d) GV for a single AC Table II ). This illustrates the type of CV/GV measurements carried out for all samples S1-S6 and D it extractions are performed on this type of data set for all samples S1-S6. In order to differentiate between the AC frequency dispersion and the dispersive effects of the changing AC voltage amplitude on the CV and GV characteristics, we show 25 AC frequency (c) CV and Table II ). This illustrates the CM analysis technique carried out for all samples S1-S6. Table II . The maximum D it peaks for a clustered distribution can be observed at 350 Hz for (a) and 100 Hz for (b) at V g ¼ À1.3 V. Notice that the CM technique is robust to lower values of C ox . Figure 2 illustrates the CM analysis technique carried out for all samples S1-S6. Figure 3 illustrates the HL analysis technique carried out for all samples S1-S6. Figure 4 shows the accuracy of using a 20 Hz CV sweep to approximate to a QSCV sweep. The latter is generally not possible below a high-k oxide thickness of $10 nm because the quasistatic CV extraction method necessitates a very low leakage current density which should have a value much less than the displacement current derived from the integral of displacement charge with respect to time resulting from the incremental applied voltage step on the MOS device. The derived capacitance is this incremental charge divided by the incremental voltage change. In Fig. 4 , we see that there is little difference between the 20 Hz CV and the QSCV for both n-type S5 (a) and p-type S6 (b), indicating that for the In 0.53 Ga 0.47 As MOS system a frequency of 20 Hz appears to be a reasonable approximation to a low frequency response and can be used in cases where gate leakage precludes the use of a full QSCV measurement. Figures 5-10 show the extracted D it for the most appropriate gate voltages and AC frequencies for each of the 15 different AC voltage amplitudes (10-150 mV). Figure 5 shows sample S1 scatter plots for D it extracted using the Table II ). The D it peaks for each AC voltage amplitude plot can be observed in (b) but not in (a) at V g ¼ À1.5 V. The anomalous behavior in (a) is due to C ox being approximately equal to or less than C LF and/or C HF . An increased C ox in (b) rectifies the anomalous behavior. Hence, the HL is not robust to lower values of C ox . This illustrates the HL analysis technique carried out for all samples S1-S6. CM and HL with the specified C ox values. As discussed previously, the HL technique failed for C ox ¼ 0.00951 F/m 2 but was sufficiently remedied for C ox ¼ 0.011 F/m 2 . Figure 6 shows sample S2 scatter plots for D it extracted using the CM and HL with the specified C ox values. The HL technique failed for C ox ¼ 0.00951 F/m 2 but was sufficiently remedied for C ox ¼ 0.0155 F/m 2 . Figure 7 shows sample S3 scatter plots for D it extracted using the CM and HL with C ox ¼ 0.00951 F/m 2 (no further extractions were necessary with an increased C ox ). Figure 8 shows sample S4 scatter plots for D it extracted using the CM only with the two specified C ox values. The HL technique gave anomalous results for both values of C ox . Figure 9 shows sample S5 scatter plots for D it extracted using the CM and HL with the specified C ox ¼ 0.00634 F/m 2 (no further extractions were necessary with an increased C ox ). Figure 10 shows sample S6 scatter plots for D it extracted using the CM and HL with the specified C ox ¼ 0.00634 F/m 2 (no further extractions were necessary with an increased C ox ). From Table III , we see that for the most part, the AC voltage amplitude selected has little effect on the extracted D it provided care is taken in the selection of C ox , as overestimation of the oxide capacitance can lead to a reduced magnitude and shift of the peak mid-gap interface state defect density alongside a smoothing out of the response versus applied frequency and voltage (see Fig. 2 ), and underestimation of the oxide capacitance can lead to either complete failure of the extraction method or anomalous behavior (see Fig. 3 ).
It is worth highlighting the differences in the extracted D it using both the CM and HL techniques for samples with and without the optimized passivation process and transfer time. Samples S3, S5, and S6 were prepared by the optimized process and transfer time and therefore show D it values an order of magnitude or more lower than samples S1, S2, and S4 that were prepared using nonoptimized processes and transfer times.
V. SUMMARY AND CONCLUSIONS
Significant progress has been made in recent years to analyze and reduce the interface state defect density levels at the high-k/In 0.53 Ga 0.47 As interface of metal-oxide-semiconductor capacitors for application as the gate stack in future field-effect transistors. The conductance method and the combined high-low frequency capacitance-voltage method are used extensively to investigate the interface state defect density levels in these and similar systems. While the selected oxide capacitance used in these extraction methods is known to have a significant effect on the interface state defect density level extracted-and we confirm that fact in this work-the effect of the selected AC voltage amplitude was unknown. It was also unknown whether changes to the selection of both these parameters would have a compounding effect on the extracted interface state defect density level. Overall we find that the selection of the AC voltage amplitude, especially for selected ratios from 1:2 to 3:2 with respect to the voltage sweep step size, has no significant effect on the level of interface state defect density extracted, and that it does not compound any error arising from the selection of the oxide capacitance regardless of whether you use the conductance method or the combined high-low frequency capacitance-voltage method. We also find that the conductance method is more robust to oxide capacitance selection. Therefore, an increased AC voltage amplitude up to a 3:2 ratio with respect to the voltage step size can be used in capacitance-voltage and conductance-voltage measurements for either the conductance method or the combined high-low frequency capacitance-voltage method to provide accurate interface state defect density estimates for the high-k/In 0.53 Ga 0.47 As interface of metal-oxide-semiconductor capacitor gate stacks in future reduced voltage field-effect transistors. From a metrology perspective, this finding is significant, as the AC voltage amplitude can be increased without having a major impact on the extracted interface state defect density, and the increase in the AC voltage amplitude results in an improved signal-to-noise for impedance measurements.
